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Abstract: Digitally controlled switching converter suffers from bandwidth limitation because of the additional phase delay in the
digital feedback control loop. To overcome the bandwidth limitation without using a high sampling rate, this study presents an
adaptive third-order digital controller for regulating a voltage-mode buck converter with a modest 2× oversampling ratio. The
phase lag because of the analogue-to-digital converter (ADC) conversion time delay is virtually compensated by providing an
early estimation of the error voltage for the next sampling time instant, enabling a higher unity-gain bandwidth without
compromising stability. An additional pair of low-frequency pole and zero in the third-order controller increases the low-
frequency gain, resulting in faster settling time and smaller output voltage deviation during line transient. Both simulation and
experimental results demonstrate that the proposed adaptive third-order controller reduces the settling time by 50% in
response to a 1 V line transient and 30% in response to a 600 mA load transient, compared to the baseline static second-order
controller. The fastest settling time is measured to be about 11.70 μs, surpassing the transient performance of conventional
digital controllers and approaching that of the state-of-the-art analogue-based controllers.1 Introduction
As embedded technology proliferates in various electronic
devices and systems, digital signal processors (DSPs),
general-purpose CPUs, microcontrollers and
ﬁeld-programmable gate arrays (FPGAs) are becoming
attractive options for power management in closed-loop
control applications, demanding fast processing and
feedback. There has been growing interest in digital
controllers for switching converters because of their
ﬂexibility and reconﬁgurability to implement various
control functions without hardware modiﬁcation. Digital
control is also less vulnerable to aging, noise, process and
parameter variations. Despite the advantages of a digital
controller over its analogue counterpart, a major challenge
with a single-sampling digitally controlled switching
converter is bandwidth limitation, which signiﬁcantly
degrades its transient performance. To surmount this
bandwidth limitation, researchers have previously proposed
the multi-sampling approach that uses a high sampling rate
to reduce the overall phase lag in the digital control loop
[1–5]. However, the drawbacks of increasing the sampling
rate include higher dynamic power consumption, the
injection of high-frequency noise into the feedback loop
and the possibility of inducing undesirable limit-cycle
oscillations.
In this paper, an adaptive third-order digital controller is
proposed, to achieve both a large unity-gain bandwidth anda high low-frequency gain. The proposed prediction scheme
generates an early estimation of the error voltage one
sampling cycle ahead of the actual measurement. It reduces
the total phase lag by virtually eliminating the
analogue-to-digital converter (ADC) sampling time delay in
the digital feedback control loop, enabling the unity-gain
bandwidth to be further extended out while maintaining
robust stability margins. Two versions of the proposed
prediction method, that is, static prediction (SP) and
adaptive prediction (AP) are investigated. The former
predicts the error voltage for the next sampling time instant
by doing ordinary linear extrapolation using the two most
recent samples while the latter also includes an error
correction term to modulate the extrapolation function.
Unlike the prediction schemes reported in the previous
literatures [6–14], the proposed prediction method does not
require a priori knowledge of any converter parameters. It
only requires the sensing of the output voltage, which is
subtracted from the reference voltage to become the error
voltage. Therefore it is free from any modelling errors or
uncertainties of system parameters. To increase the DC
gain, a second-order digital controller [15] is transformed
into the third-order one with an additional pair of
low-frequency pole and zero. As a result, the line transient
response can be improved considerably, resulting in 40–
50% reduction in the settling time and more than 20%
reduction in the maximum overshoot of the output voltage.
The overall improvement of the closed-loop dynamic1
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performance for line transient response is more pronounced
than that for load transient response.
A major beneﬁt of the proposed predictive digital controller
is that only a very low sampling rate is required to achieve fast
transient response and a stable closed-loop system. Both the
ADC and the digital controller are clocked at only twice the
switching frequency of the buck converter. The simplicity
of the controller design and its ability to enhance the
dynamic performance make it especially appealing for
practical applications.
The paper is organised as follows: Section 2 explains the
purpose of the proposed prediction scheme and shows its
effectiveness in reducing the phase lag in the digital
feedback loop. Section 3 presents the algorithm for the
proposed prediction control scheme. Section 4 performs
small-signal analysis with the proposed predictive digital
controller. Section 5 contains the simulation results for the
line and load transient response. Section 6 presents the
experimental results. The conclusion is given in Section 7.
2 Purpose of the proposed prediction
scheme
Digitally controlled buck converter in single-sampling
strategy suffers from bandwidth limitation because of
the additional phase delay along the digital feedback path.
The sample-and-hold action from the ideal sampler and the
digital pulse width modulator (DPWM) introduces a phase
lag of ωDTs, where D and Ts represent the steady-state duty
ratio of a buck converter and the switching period,
respectively. The ADC conversion time and the
computational delay of the digital controller further increase
the phase lag by ωtd, where td represents the total time
delay in the digital control loop. Hence, the total phase lag
φT [15] can be expressed as
fT = vDTs + vtd = 2pD
fUGF
fs
+ 2pn fUGF
fs
= 2p fUGF
fs
(D+ n)
(1)Fig. 1 Timing diagram of the single-sampling digital control strategy
2
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and n is a fractional number (n = td/Ts). In conventional
single-sampling approach, the output voltage in a
voltage-mode buck converter is sampled by the ADC
exactly once per switching period to generate a new digital
error signal E[n]. The error signal is then processed by the
digital controller and the output of the digital controller
goes into the DPWM to produce a constant-frequency
duty-ratio signal to control the switching of the power
transistors. The timing diagram of the single-sampling
strategy with trailing-edge modulation is shown in Fig. 1.
The ADC conversion time is usually predetermined for a
given ADC part. The total digital delay is assumed to be no
more than half the switching period (i.e. td≤ 1/2Ts). A new
duty ratio is generated at the rising edge of the 1 MHz
system clock. Therefore, the duty ratio from the previous
switching cycle is always updated a cycle later. Assuming
fUFG/fs = 1/9 and D = 0.6, the total phase lag φT in (1) is
calculated to be 44°, which severely degrades the stability
of the system. In order to maintain sufﬁcient phase margin,
the bandwidth of the system has to be reduced at the
expense of a much slower transient response. Another
possibility is to double the sampling rate by sampling the
output voltage twice per switching period. The timing
diagram of the double-sampling strategy is depicted in Fig. 2.
The delay times from the three most common types of
DPWM modulation have been reported in [16]. For certain
duty ratios, trailing-edge modulation is preferred over the
symmetric-on time modulation in the double-update scheme
because of its smaller equivalent delay across the DPWM.
For instance, for D = 0.6, the delay times for the
trailing-edge modulation and the symmetric-on time
modulation are Ts/10 and Ts/4, respectively. φT is calculated
to be 24° for the double-sampling case. In other words, the
phase margin increases by 20°. Nonetheless, a phase lag of
24° is quite large especially if a higher bandwidth is
required. Hence, it leads to the investigation of the
proposed prediction method in which the error voltage for
the next sampling time instant is estimated one cycle
earlier. The main objective is to provide the necessary
phase boost by eliminating the time delay td in the digitalIET Power Electron., pp. 1–12
doi: 10.1049/iet-pel.2013.0263
Fig. 2 Timing diagram of the double-sampling digital control strategy
www.ietdl.orgfeedback loop, thereby enabling sufﬁcient stability margin at
a larger unity-gain bandwidth. Fig. 3 shows the timing
diagram of the modiﬁed double-sampling strategy with
one-sample-ahead error prediction.
In the proposed error prediction method, the duty ratio D[n]
is generated a sampling period earlier. This can be realised by
estimating the error signal E^[n] one sampling cycle earlier.
The total phase delay is reduced to Ts/10, which translates
to a sufﬁciently small phase lag of 4°. The phase margin is
increased by 20° with respect to the original
double-sampling approach. In general, the total phase lag φT
can be expressed in terms of the duty ratio D and theFig. 3 Timing diagram of the modiﬁed double-sampling digital control
IET Power Electron., pp. 1–12
doi: 10.1049/iet-pel.2013.0263oversampling ratio N in (2) with trailing-edge modulation.
fT = 2p D−
floor(ND)
N
( )
fUGF
fs
(2)
In particular, N = 2 for the double-sampling case. Hence, by
substituting N = 2, D = 0.6 and fUFG/fs = 1/9 into (2), φT is
calculated to be 4°. It should be noted that a higher
unity-gain bandwidth at a ﬁxed switching frequency results
in only a modest increase in the total phase lag. For instance,
if fUFG/fs is increased from 1/9 to 1/5, φT increases by onlystrategy with prediction
3
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3.2°. The trailing-edge modulation produces a smaller φT than
the symmetric-on time modulation for 0≤D < 0.25 and 0.5≤
D < 0.75 [16]. Since the duty ratio of the proposed buck
converter is 0.6, trailing-edge modulation is used here. It is
also interesting to note that the same prediction scheme can
also be applied to the single-sampling strategy. By
substituting N = 1, D = 0.6 and fUFG/fs = 1/9 into (2), the
total phase lag φT is reduced from 44° to 24°.
3 Algorithm of the proposed SP and AP
control schemes
Fig. 4 shows the block diagram of the proposed digitally
controlled voltage-mode buck converter. The predictor is
implemented as a two-tap ﬁnite impulse response (FIR) ﬁlter.
It periodically monitors the digital error signal E[n], which is
the difference between the digital reference Vref[n] and the
digitised feedback voltage Vfb[n]. The two most recent
known error signals are used to estimate the future error for
the next sampling cycle. A prediction error correction signal
ΔEc[n] is also deﬁned as the difference between the actual
measured error and the predicted error in the present
sampling cycle. The prediction error always stays within a
very small window centred at zero in steady state
(determined by the value of ε) since the difference between
the actual error and the predicted error is negligible. Simple
ﬁxed linear extrapolation can therefore be used to estimate
the future error based on the last two error samples and is
referred to as static prediction (SP). However, when the
closed-loop system is perturbed by a transient, the prediction
error goes beyond the steady-state window towing to a
sudden change in the actual error. To enable better tracking
of the predicted error with the actual error, the ordinary
linear extrapolation is adjusted by the error correction term
multiplied by a fudging factor 1/2k (where k is a positive
integer). This is referred to as adaptive prediction (AP).
Mathematically, the AP control law is deﬁned as
E
^
1 [n+ 1] = 2E2[n]− E1[n]+
1
2k
DEc[n]
∣∣ ∣∣ (3)
DEc[n] = E2[n]− E
^
2 [n] (4)
The predicted error E
^
1 [n+ 1] is a linear combination of the
last two known errors modulated by the error correction termFig. 4 Block diagram of the proposed digitally controlled voltage-mod
4
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transient, ΔEc[n] is bounded such that |ΔEc[n]|≤ E2[n]. By
deﬁning E1[n] = m× E2[n], where 0≤m≤ 2, (3) and (4)
can be rewritten as (5) and (6), respectively.
E
^
1 [n+ 1] = 2+
1− m
2k
( )
× E2[n]− E1[n] (5)
DEc[n] = (1− m)× E2[n] (6)
Intuitively, the error correction term dynamically adjusts the
slope of the linear extrapolation function to achieve fast
convergence of the estimated error towards the real error.
For a particular value of k, the ﬁrst coefﬁcient a1 of the AP
function in (5) is being modulated by the value of m,
that is, (2− 1/2k)≤ a1≤ (2 + 1/2k) whereas the second
coefﬁcient, a0, has a ﬁxed value of − 1. In other words, a1
and a0 become the coefﬁcients of a two-tap FIR ﬁlter. This
FIR ﬁlter is adaptive since the value of its leading
coefﬁcient a1 changes during transient. In general, a higher
unity-gain bandwidth results in faster transient response in
the closed-loop system, provided that there is sufﬁcient
stability margin [17]. Several modiﬁed versions of
proportional–integral–differential (PID) controllers [18, 19]
have been proposed to increase the bandwidth during
transient for improved performance while reverting to a
lower bandwidth with increased phase margin in steady
state. However, these adaptive PID controllers [18, 19]
require the maintenance of two unique sets of gains, namely
one set for transient and another set for steady state, with a
total of six variables. The selection and optimisation of the
PID gains is rather ad hoc and depends largely on the
accuracy of the small-signal modelling from prior
knowledge of the system. On the contrary, the proposed
predictor does not require any predetermination of the FIR
ﬁlter coefﬁcients. The only design variable is k in (5) which
deﬁnes the lower and upper bound of the leading coefﬁcient
a1 in the FIR ﬁlter. Given a particular value of k, a1 is
adaptively determined online during the operation without
requiring any prior knowledge of system parameters such as
input and output voltages, inductor and output capacitor
values. It leads to a much simpler design and is less prone
to any modelling errors or parameter variations. The value
of k is chosen such that the unity-gain bandwidth ise buck converter
IET Power Electron., pp. 1–12
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Fig. 5 Simpliﬁed ﬂowchart showing the algorithm for the
proposed prediction method
Table 1 Design specification for the proposed low-voltage
buck converter
Parameter Value Unit
input voltage (Vg) 3 V
output voltage (Vo) 1.8 V
inductor (L) 4.7 μH
inductor DCR (RDCR) 200 mΩ
output capacitor (Co) 4.7 μF
capacitor ESR (RESR) 50 mΩ
maximum load step (ΔILOAD,max) 600 mA
switching frequency ( fs) 1 MHz
www.ietdl.orgincreased for faster response during transient while
maintaining a phase margin above 45° [19–21]. The limits
of k will be discussed in Section 4. Towards the end of a
transient response, the magnitude of the prediction error
|ΔEc[n]| should eventually fall within the small window
centred at zero, indicating that the system has reached the
steady-state condition. Hence, m = 1 in (6) since
E
^
2 [n] ≃ E2[n]. The AP controller essentially becomes the
SP controller in quiescent operation condition. Fig. 5 shows
the simpliﬁed ﬂowchart of the algorithm for the proposed
prediction method.
4 Small-signal analysis with the predictive
digital controller
A small-signal model in the discrete-time domain is derived
to investigate the stability and transient performance of the
proposed digital controller for regulating a voltage-mode
buck converter operating in continuous conduction mode.
Table 1 shows the target speciﬁcation of the proposed buck
converter for low-voltage portable applications.
The direct digital design methodology [22] is employed in
designing the proposed digital controller. First, the equivalent
discrete-time transfer function of the continuous-time power
stage of a buck converter is determined. Second, the
proposed digital controller is designed directly in the
discrete-time domain using the standard Bode plot analysis.
This method offers the modelling convenience by
representing the total delay of the digital control loop in the
continuous-time domain prior to controller design. Hence,
the ADC and the digital controller can be treated as if theyGvd(s) =
v̂o
d̂
= Vg ·
RLOAD
RLOAD + RESR
( )
· 1+ sCo
RLOAD + Rsw + RDCR
( )
/ RLOAD + RESR
( )( )+ s L+ CoRES(((
(
IET Power Electron., pp. 1–12
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assignments of the digital controller to be performed
directly in the z-domain, leading to a more predictable and
consistent result from modelling to implementation. Fig. 6
depicts the small-signal model with the proposed digital
controller.
The output voltage sensing and conditioning circuitry is
modelled as Hsense(s), which is represented by the feedback
resistor divider ratio, Rfb2/(Rfb1 + Rfb2), from Fig. 5. Let
Rfb1 = Rfb2 and Hsense(s) = 1/2. The DPWM is inherently a
uniformly sampled modulator, since the input modulating
signal Vfb(t) undergoes a sample-and-hold action before
being compared to the carrier signal Vc(t). Its small-signal
transfer function can be represented as
GDPWM(s) =
D(s)
M (s)
= 1
Vc,pp
e−std (D,N ) (7)
For trailing-edge modulation, the DPWM modulator delay td
is a function of the duty ratio D and the oversampling ratio N
[16]. Vc,pp represents the amplitude of the carrier signal Vc(t).
For simplicity, it is assumed to be unity. The continuous-time
transfer function of the uncompensated loop gain
(uncompensated loop gain is deﬁned as the loop gain with
unity compensator gain, that is, Gc(s) = 1 [20]) can be
expressed as
TU(s) = GDPWM(s)Gvd(s)Hsense(s) e−sDtdigital (8)
By substituting (7) and Hsense(s) = 1/2 into (8), we have
TU(s) =
1
2
Gvd(s) e
−s td(D,N )+Dtdigital
( )
= 1
2
Gvd(s) e
−s Dtd,total
( ) (9)
Gvd(s) represents the control-to-output transfer function,
which can be written as (see (10))
Equation (10) can be approximated as (11) by neglecting the
on-resistance of the power switches Rsw and the DC resistanceRESR
RRLOAD
)
/ RESR + RLOAD
( ))+ CoRsw + CoRDCR)+ s2LC
)
(10)
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www.ietdl.orgof the inductor RDCR.
Gvd(s)
≃ Vg 1+sCoRESR
( )
1+s L/RLOAD
( )+CoRESR( )+s2LCo 1+ RESR/RLOAD( )( )
(11)
The equivalent small-signal z-domain model for the
uncompensated loop gain in double-sampled loop is given by
TU(z)=
Ts
2
Z(Ts/2)
1
2
Gvd(s)e
−s Dtd,total
( )[ ]
(12)
where ZTs/N [·] denotes the Z-transform operator with the
switching period being an integer multiple of the samplingTable 2 Stability margin and unity-gain frequency between
light load and heavy load current conditions
Parameter Light load current,
(50 mA)
Heavy load current,
(650 mA)
phase margin, deg 50.12 56.37
gain margin, dB 17.65 18.00
unity-gain
frequency, rad/s
6.94 × 105 6.80 × 105
Fig. 7 Open-loop Bode plot (with and without static predictor) in light
6
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in (12) can be computed conveniently using the c2d
command from the MATLAB control toolbox. For a light
load current of 50 mA, the z-domain transfer function in
(12) is obtained as
TU(z)= z−1×
0.007789z2+0.004162z−0.0008149
z2−1.959z+0.9699 (13)
The proposed digital controller consists of the predictor
and the digital compensator. The z-domain transfer function
of the static predictor based on the proposed SP scheme is
given by
GFIR(z)=2−z−1 (14)
It can be realised as a simple two-tap FIR ﬁlter with a ﬁxed set
of coefﬁcients [2, −1]. In addition, a second-order digital
compensator generates a dominant pole ωp0 at DC to
provide the integral action and two zeros (ωz2, ωz3) to offset
the complex resonant poles from the LC output ﬁlter in the
power stage of the buck converter. The two compensated
zeros enable the unity-gain bandwidth to be extended
beyond the complex resonant pole frequency ωLCO. A
high-frequency pole ωp2 from the inverse impulse response
(IIR) ﬁlter is offset by the high-frequency zero ωz4 from the
FIR ﬁlter. The digital compensator is implemented as aload current condition
IET Power Electron., pp. 1–12
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Fig. 8 Unit step response for single-sampling loop, double-sampling loop and double-sampling loop with static predictor under light load
current condition
www.ietdl.orgthree-tap IIR ﬁlter. The z-domain transfer function for the
second-order digital compensator is obtained as
GIIR(z)=
9.166−16.69z−1+7.582z−2
1−1.516z−1+0.5156z−2 (15)
Hence, the z-domain transfer function of the loop gain can be
expressed as
T (z)=Tu(z)GFIR(z)GIIR(z) (16)
Table 2 summarises the phase margin, gain margin and
unity-gain frequency for the light load current (ILOAD = 50
mA) and heavy load current (ILOAD = 650 mA) conditions
from the Bode plot analysis. It shows that the system hasFig. 9 Modiﬁed open-loop Bode plot with a higher DC gain and large
IET Power Electron., pp. 1–12
doi: 10.1049/iet-pel.2013.0263sufﬁcient stability margins within the operating load current
range.
It is interesting to note that if the static predictor in (14) is
removed from the double-sampled control loop, the phase
margin is reduced by more than 17°. In the case of light
load current, the phase margin drops to 32.78° (<45°) as
illustrated in Fig. 7. The degradation of the phase margin is
caused by the absence of the compensated zero ωz4. This
shows the importance of the static predictor in stabilising a
high-bandwidth system by providing the necessary phase
boost.
The unit-step response from the proposed static predictor is
compared with those from the original single-sampling and
double-sampling loops without prediction. Fig. 8 shows that
the unit-step response of the single-sampling loop is highly
oscillatory due to poor stability margins. The maximum
overshoot in the unit-step response from the originalr unity-gain bandwidth
7
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single-sampling loop is more than 35% larger than that from
the modiﬁed double-sampling loop with prediction. The
proposed static predictor leads to improved dynamics with
sufﬁciently damped and fast transient response. It has a
maximum overshoot within 20% and a 2% settling time of
33 μs.
It is also useful to study the effects of an input disturbance
on the closed-loop system. Such kind of input disturbance is
equivalent to a change in the input (line) voltage which is also
referred to as line transient. In general, the continuous-time
transfer function of the input disturbance to the output is
expressed as
Goi(s) =
v̂o
v̂i
= Gvd(s)
1+ T (s) =
Gvd(s)
1+ Tu(s)Gc(s)
(17)
where T(s) is the compensated loop gain, Tu(s) is the
uncompensated loop gain, Gvd(s) is the transfer function of
the power stage of the buck converter and Gc(s) is the
transfer function of the digital controller. Ideally, |Goi(s)|
should be zero for maximum input noise rejection. Since
Gvd(s) and Tu(s) are usually predetermined by the design
speciﬁcation, the only design variable in (17) is Gc(s). To
achieve a strong rejection of the input disturbance, the DC
gain of Gc(s) needs to be increased considerably, which
implies |T (s)| ≫ 1. This can be accomplished by inserting a
pair of low-frequency pole and zero (ωp1, ωz1) to raise the
DC gain by at least 50 dB. The unity-gain frequency is also
increased to 8.8 × 105 rad/s, which is around one-seventh of
the switching frequency. The phase margin is 55° and the
gain margin is 14.9 dB for the light load current condition.
Fig. 9 shows the Bode plots of the modiﬁed open-loop
frequency response.
This additional pole-zero pair transforms the second-order
digital compensator in (15) into a third-order one whose
transfer function is obtained as
GIIR3(z) =
12.5− 35.14z−1 + 32.89z−2 − 10.25z−3
1− 2.515z−1 + 2.03z−2 − 0.5153z−3 (18)
In Fig. 9, the loop gain with the third-order controller rolls off
at −20 dB/dec from DC to the low-frequency pole ωp1. The
gain slope then increases to −40 dB/dec between ωp1 and
ωz1. Once the radian frequency becomes larger than ωz1, the
gain slope returns to −20 dB/dec. The placement of thisFig. 10 Unit-step response due to an input disturbance between the thi
8
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of freedom to increase the low-frequency gain in order to
reduce the maximum deviation from steady state. Fig. 10
compares the unit-step response between the second-order
and third-order controllers when an input disturbance is
injected into the closed-loop system. The overshoot from a
third-order controller is much less pronounced than that
from its second-order counterpart. Hence, the former offers
a much stronger input noise rejection and faster settling to
zero error than the latter.
The pure static predictor is replaced with the adaptive one
based on the proposed AP scheme. The value of k in (5) needs
to be selected carefully in such a way that the closed-loop
system remains stable under the target operating conditions.
Suppose k = 1 for ΔEc[n]≥ ε and k = 2 for ΔEc[n] < ε,
where ε is chosen to be 1/32 which is a reasonably small
deviation from the steady-state condition. Also, |ΔEc[n]|≤
E2[n]. Hence, the lower and upper bound of E
^
1 [n+ 1] in
(5) is given by
1.75E2[n]− E1[n] ≤ E
^
1 [n+ 1] ≤ 2.5E2[n]− E1[n] (19)
The discrete-time transfer function of the adaptive FIR ﬁlter
can be expressed as
GFIR(z) = a1 − z−1, for 1.75 ≤ a1 ≤ 2.5 (20)
For ﬁxed-point implementation, a1 is a binary number.
Small-signal analysis is performed at the two limits of a1 to
verify the stability of the closed-loop system within the
entire operating range. Table 3 summarises the stability
margins and the unity-gain frequencies at the maximum and
minimum values of a1 for the light and heavy load current
conditions.
As a rule of thumb, a phase margin of at least 45° and a
gain margin above 10 dB is required for a robust design
[18–21]. Hence, the phase and gain margins in each corner
case are shown to satisfy their corresponding minimum
requirement, conﬁrming that the system is stable.
The leading coefﬁcient a1 of the adaptive FIR ﬁlter
determines the location of the high-frequency zero ωz4 in
the open-loop frequency response. As a1 becomes larger,
the high-frequency zero ωz4 is shifted to higher frequencies,
which increases the unity-gain bandwidth and reduces the
phase margin. The phase margin is below 45° for a1≥ 2.75.rd-order controller and the second-order controller
IET Power Electron., pp. 1–12
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Table 3 Stability margin and unity-gain frequency at the two
limits of a1
Parameter Light load current,
(50 mA)
Heavy load
current, (650 mA)
a1 = 1.75 a1 = 2.5 a1 = 1.75 a1 = 2.5
phase margin, deg 58.53 48.62 64.24 52.30
gain margin, dB 15.65 13.55 15.74 13.64
unity-gain frequency,
rad/s
7.34 ×
105
1.15 ×
106
7.18 ×
105
1.13 ×
106
Table 4 Summary of the simulation results in terms of the
output voltage settling time and maximum deviation from the
steady-state value with the four variants of the proposed digital
controller
Proposed digital
controller
Line transient
response
Load transient
response
Step-up Step-down Step-up Step-down
2% Settling time, μs
static prediction,
second-order
(SP2)
33.81 28.61 29.25 19.12
static prediction,
third-order (SP3)
21.96 18.10 26.89 17.15
adaptive
prediction,
second-order
(AP2)
27.78 20.30 24.66 15.13
adaptive
prediction,
third-order (AP3)
16.81 14.28 18.95 12.75
Maximum deviation from steady state mV
static prediction,
second-order
(SP2)
188 169 277 222
www.ietdl.orgHence, the value of a1 cannot exceed 2.5 for a robust system
with sufﬁcient stability margins. Conversely, as a1 becomes
smaller, the high-frequency zero ωz4 is shifted to lower
frequencies which reduces the unity-gain bandwidth and
increases the phase margin. The unity-gain bandwidth is
reduced by more than 15% if a1 < 1.75, making the
transient response slower. Hence, the lower and upper limits
of a1 are determined to be 1.75 and 2.5. The bottom line is
that the stability of the system must not be compromised
with the chosen range of a1.Static prediction,
third-order (SP3)
150 121 268 204
adaptive
prediction,
second-order
(AP2)
190 172 277 221
adaptive
prediction,
third-order (AP3)
149 117 250 2055 Line and load transient simulation
A time-domain macro model for the closed-loop system with
the proposed digitally controlled buck converter is created
according to the design speciﬁcation in Table 1. It is used
to examine the line and load transient response of the
closed-loop system. The ﬁrst-order FIR ﬁlter and
second-order (or third-order) IIR ﬁlter are implemented in
Verilog RTL. The power stage of the buck converter is
modelled as ideal circuit elements, including the parasiticFig. 11 Simulated step-up or step-down line and load transient respon
a Simulated line transient response
b Simulated load transient response with the adaptive third-order controller
IET Power Electron., pp. 1–12
doi: 10.1049/iet-pel.2013.0263resistances such as output capacitor ESR, inductor DCR
and the on-resistance of the power switches. The buckses with the adaptive third-order controller
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converter switches at 1 MHz while the 8-bit ADC is clocked
at 2 MHz. Mixed-mode simulations are performed using
Cadence SpectreVerilog simulator. The line transient
response is simulated by introducing a 1 V step in the input
voltage. The load transient response is simulated with a
load step of 600 mA. Fig. 11 shows the simulated step-up
or step-down line and load transient responses with the
adaptive third-order controller.
The same line or load transient simulation is also
performed with three other variants of the proposed digitalFig. 12 Experimental veriﬁcation
a FPGA-based hardware board for the proposed digitally controlled buck converte
b Actual line transient response with the adaptive third-order controller
c Actual load transient response with the adaptive third-order controller
10
& The Institution of Engineering and Technology 2013controllers for comparison. Table 4 summarises the
simulation results.
The following observations can be made from Table 4.1. The AP3 controller reduces the settling time by 50% in
line transient and more than 30% in load transient with
respect to the baseline SP2 controller.
2. The third-order controller reduces the maximum deviation
of output voltage from its steady-state value by 20–30% inr
IET Power Electron., pp. 1–12
doi: 10.1049/iet-pel.2013.0263
Table 5 Comparison of the measured settling times for the
four variants of the proposed digital controller
Proposed digital
controller
Line transient
response
Load transient
response
Step-up Step-down Step-up Step-down
2% Settling time, μs
static prediction,
second-order
(SP2)
36.50 26.20 28.50 18.00
static prediction,
third-order (SP3)
23.74 17.85 25.08 14.60
adaptive
prediction,
second-order
(AP2)
30.20 24.60 20.60 15.50
adaptive
prediction,
third-order (AP3)
16.70 15.70 17.95 11.70
Table 6 Summary of the actual output settling time of the
proposed digital controller and prior arts
Compensator type Measured
output voltage
settling time
(ts)
ts/Ts
a Load
step
Bibian and
Jin [27]
digital predictive
dead-beat
2 ms 20 4 A
Patella
et al. [28]
digital PID >70 μs 70 500 mA
Xiao et al.
[29]
digital PID about 100 μs 50 100 mA
Chui et al.
[30]
digital PID about 50 μs 50 100 mA
Carrejo
et al. [31]
predictive digital
interpolation
current control
(PDICC)
about 3 ms 210 700 mA
Soenen
et al. [32]
first-order digital
filter
1 ms 3125 200 mA
Zhou et al.
[8]
improved digital
peak current
predictive control
(IDPC)
1180 μs 59 1 A
Arikatla
et al. [18]
adaptive digital PID
(AD-PID)
about 40–
50 μs
14–
18
7 A
Lee et al.
[33]
analogue
(high-pass notch
filter)
<16 μs 16 500 mA
Chen et al.
[34]
analogue (adaptive
compensated error
amplifier)
<25 μs 12.5 400 mA
Wu et al.
[35]
analogue
pseudo-type III
within 7 μs 7 500 mA
Tseng
et al. [36]
analogue
voltage-mode
using ramp signal
with variable
DC-offset (RSVDC)
10 μs 7 800 mA
Malcovati
et al. [37]
analogue type III <20 μs 50 1.9 A
this work adaptive
third-order digital
controller (AP3)
between 12
and 18 μs
12–
18
600 mA
ats/Ts represents the ratio of the settling time (ts) to the switching
period (Ts)
www.ietdl.orgline transient with respect to its second-order counterpart,
regardless of whether static or adaptive prediction is used.
3. The maximum error from steady-state in line transient is
much less pronounced than that in load transient. This is in
consistent with the fact that the third-order controller has a
stronger rejection of line noise because of an increased
low-frequency gain.
6 Experimental verification
To verify the effectiveness of the proposed digital control
scheme, an FPGA-based hardware prototype board shown
in Fig. 12a is implemented based on the design
speciﬁcation in Table 1. The proposed digital controller is
implemented in Xilinx Spartan-3E (XC3S250E) FPGA
[23]. The algorithm of the proposed digital controller is
described in Verilog hardware description language. The
DPWM is realised in the form of a look-up table with a
resolution of 3.8 ns by using the digital clock manager in
the FPGA. An 8-bit ADC (AD7822 [24] from analogue
devices) with a maximum throughput of 2 MSPS and a
small input capacitance of less than 15 pF is used. The
power stage of the buck converter is constructed using
discrete integrated circuits for the two power switches
(IRF7828 [25] from international rectiﬁer) and a dual
metal-oxide semiconductor ﬁeld effect transistor gate driver
(LTC4444 [26] from Linear Technology) together with
surface-mount components for the inductor and output
capacitors. Fig. 12b and c shows the actual waveforms for
step-up (or step-down) line transient and load transient with
the adaptive third-order controller, respectively. Table 5
compares the measured output settling times for all four
variants of the proposed digital controller.
Table 5 shows that the AP3 controller produces the fastest
transient response in all cases. It reduces the settling time by
40–50% in line transient and 30–35% in load transient with
respect to the baseline SP2 controller. The experimental
results are in close agreement with the simulation ones. The
performance indices of the AP3 controller are compared
with those reported in recent literature as summarised in
Table 6. It shows that the proposed AP3 controller achieves
the fastest settling time among the existing digital
controllers [8, 18, 27–32]. Its performance is comparable
with those of the state-of-the-art analogue-based controllers
[33–37].IET Power Electron., pp. 1–12
doi: 10.1049/iet-pel.2013.02637 Conclusion
This paper proposes an adaptive prediction scheme for
digitally controlled buck converter which is demonstrated to
be effective. Both the line and load transient responses are
improved considerably even with a modest 2×
oversampling, thereby relaxing the requirement of the ADC.
The increased low-frequency gain with the third-order
controller enables a stronger rejection to line noise. The
proposed digital controller does not require any passive
components for loop compensation which reduces
complexity and cost. It allows precise assignment of the
compensated poles and zeros which are reconﬁgurable for
various types of switching converters. Based on the
theoretical analysis, simulation and experimental results, we
conclude that the proposed adaptive third-order digital
controller improves the transient dynamics with faster
settling time and smaller deviation from steady state.
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